


DATE: Tuesday, January 21, 2003 Printable Copy Create Case

Set Name side by sideQuery side by sideHit Count result setDB=PGPB,JPAB,EPAB,DWPI,TDBD; PLUR=YES; OP=OR01212L1012DB=USPT; PLUR=YES; OP=OR01161111(deadlock or livelock) same bus same (bridge or expansion)11611

Refine Search




Recall Text

Clear

Search History

DATE: Tuesday, January 21, 2003 Printable Copy Create Case

Set Name Query	Hit Count	
side by side		result set
DB=USPT; $PLUR=YES$; $OP=OR$		
(710/110)!.CCLS. or 710/107.ccls. or 710/263.ccls. or 710/41.ccls. or 710/52.ccls. or 709/100.ccls. or 709/208.ccls. or 714/47.ccls. or 711/151.ccls.	or 3698	<u>L3</u>
DB=PGPB,JPAB,EPAB,DWPI,TDBD; PLUR=YES; OP=OR		
<u>L2</u> L1	0	<u>L2</u>
DB=USPT; PLUR=YES; OP=OR		
<u>L1</u> (deadlock or livelock) same bus same (bridge or expansion)	116	<u>L1</u>



Database: EPO Abstracts Database
Derwent World Patents Index
IBM Technical Disclosure Bulletins

Search: Refine Search

Recall Text Clear

Search History

DATE: Tuesday, January 21, 2003 Printable Copy Create Case

JPO Abstracts Database

Set Name Query	Hit Count	Set Name
side by side		result set
DB=USPT; $PLUR=YES$; $OP=OR$		
<u>L4</u> L1 and L3	36	<u>L4</u>
(710/110)!.CCLS. or 710/107.ccls. or 710/263.ccls. or 710/41.ccls. or 710/52.ccls. or 709/100.ccls. or 709/208.ccls. or 714/47.ccls. or 711/151.ccls.	or 3698	<u>L3</u>
DB=PGPB,JPAB,EPAB,DWPI,TDBD; PLUR=YES; OP=OR		
<u>L2</u> L1 .	0	<u>L2</u>
DB=USPT; PLUR=YES; OP=OR		
<u>L1</u> (deadlock or livelock) same bus same (bridge or expansion)	116	<u>L1</u>



Membership Public	ations/Services Standards Conferences Careers/Jobs
IEEE /	Velcome United States Patent and Trademark Of
Help <u>FAQ</u> <u>Terms II</u> <u>Review</u>	EEE Peer Quick Links ▼ × Se
Welcome to IEEE Xplore®	
O- Home	Your search matched 7 of 901165 documents. Results are shown 25 to a page, sorted by Relevance in descending order.
O- What Can	You may refine your search by editing the current search expression or entering a new one the text b
I Access?	Then click Search Again.
O- Log-out	(deadlock or livelock) and (bridge or expansion) and (transaction or task or job)
Tables of Contents	Search Again
 Journals & Magazines Conference Proceedings Standards 	Results: Journal or Magazine = JNL Conference = CNF Standard = STD 1 Deadlock-free scheduling of flexible manufacturing systems based or heuristic search and Petri net structures My Don Jones Wan Don Chiese Yuan Lin Wan.
Search	Mu Der Jeng; Wan Der Chiou; Yuan Lin Wen; Systems, Man, and Cybernetics, 1998. 1998 IEEE International Conference on
O- By Author	Volume: 1 , 11-14 Oct 1998
O- Basic	Page(s): 26 -31 vol.1
O- Advanced	
Member Services O- Join IEEE	[Abstract] [PDF Full-Text (452 KB)] IEEE CNF
O- Establish IEEE Web Account	2 An acyclic expansion algorithm for fast protocol validation Kakuda, Y.; Wakahara, Y.; Norigoe, M.;
O- Access the IEEE Member Digital Library	Software Engineering, IEEE Transactions on , Volume: 14 Issue: 8 , Aug 1988 Page(s): 1059 -1070
Print Format	
	[Abstract] [PDF Full-Text (1000 KB)] IEEE JRN

3 Performance analysis of two-phase locking

Thomasian, A.; Ryu, I.K.;

Software Engineering, IEEE Transactions on , Volume: 17 Issue: 5 , May 1991

Page(s): 386 -402

[Abstract] [PDF Full-Text (1576 KB)] IEEE JRN

4 Recursive cube of rings: a new topology for interconnection networks Sun, Y.; Cheung, P.Y.S.; Lin, X.;

Parallel and Distributed Systems, IEEE Transactions on , Volume: 11 Issue: 3 , 2000

Page(s): 275 -286

[Abstract] [PDF Full-Text (1112 KB)] IEEE JRN

5 High-performance routing in networks of workstations with irregular topology

Silla, F.; Duato, J.;

Parallel and Distributed Systems, IEEE Transactions on , Volume: 11 Issue: 7 ,

2000

Page(s): 699 -719

[Abstract] [PDF Full-Text (540 KB)] IEEE JRN

6 A protocol for deadlock-free dynamic reconfiguration in high-speed learea networks

Casado, R.; Bermudez, A.; Duato, J.; Quiles, F.J.; Sanchez, J.L.;

Parallel and Distributed Systems, IEEE Transactions on , Volume: 12 Issue: 2 ,

2001

Page(s): 115 -132

[Abstract] [PDF Full-Text (324 KB)] IEEE JRN

7 Overlapping decompositions and expansions of Petri nets

Aybar, A.; Iftar, A.;

Automatic Control, IEEE Transactions on , Volume: 47 Issue: 3, Mar 2002

Page(s): 511 -515

[Abstract] [PDF Full-Text (266 KB)] IEEE JRN

Home | Log-out | Journals | Conference Proceedings | Standards | Search by Author | Basic Search | Advanced Search | Join IEEE | Web Account | New this week | OPAC Linking Information | Your Feedback | Technical Support | Email Alerting | No Robots Please | Release Notes | IEEE Online Publications | Help | FAQ | Terms | Back to Top

Copyright © 2002 IEEE — All rights reserved



IEEE HOME | SEARCH IEEE | SHOP | WEB ACCOUNT | CONTACT IEEE

Membership Publica	tions/Services Standards	Conferences Careers	/Jobs	
IEEE >	Kplore®		United States Pa	Welcome tent and Trademark O
Help FAQ Terms IEI Review	Quick Links	V		» s
Welcome to IEEE Xplore® Home What Can I Access? Log-out	Deadlock-free		f flexible	
Tables of Contents Journals & Magazines Conference Proceedings Standards Search By Author Basic Advanced	systems base structures Mu Der Jeng Wan Der Dept. of Electr. Eng., This paper appears in International Confe 10/11/1998 -10/14/1 Location: San Diego, On page(s): 26-31 vo 11-14 Oct 1998 IEEE Catalog Number Number of Pages: 5 vo INSPEC Accession Number Structures.	Chiou Yuan Lin Wen Nat. Taiwan Ocean La: Systems, Man, arerece on 1998, 11-14 Oct 199 CA, USA 101.1 1: 98CH36218 1: 4945	Jniv., Keelung; Id Cybernetics	
Member Services Join IEEE Establish IEEE Web Account Access the IEEE Member Digital Library Print Format	Abstract: Heuristic search base technique. The paper flexible manufacturin Petri net structure an called generalized sy of two parts. The first considering system demaining operation reachability tree of a depth-bound is reachability dependent of reduce from the first search depth-bound is reachability dependent of the first search depth-bound is reachability depth-boun	proposes a modified of system with assemment dynamics is preser metric and asymment part estimates the transmiss. The second time of each job. We timed Petri net towarched. After the depth evel backtracking protest cases show that backtracking flexible retails document	best-first algorably. A heuristic leted. It perform etric nets. The hotal remaining part approximated begin with the red an optimal obound, the second ed states. Expension with such second ed states. Expension with the red and a states. Expension with such such such such such such such suc	fithm and applies it function based on to see well especially for neuristic function comperation time for a set the maximal to first part to search for near-optimal path cond part is applied. deadlocks and a profession primental results of 1 serforms prior work

SEARCH RESULTS [PDF Full-Text (452 KB)] NEXT DOWNLOAD CITATION

IEEE HOME | SEARCH IEEE | SHOP | WEB ACCOUNT | CONTACT IEEE

Membership Publica	ations/Services Sta	andards Conferences Caree	rs/Jobs		
IEEE >	(plore®		United Sta		Velcome ent and Trademark O
Help FAQ Terms IEI Review	EE Peer Quick L	inks 🔻			» S
Welcome to IEEE Xplore®	SEARCH RESULTS	[PDF Full-Text (324 KB)]	<u>PREVIOUS</u>	<u>NEXT</u>	DOWNLOAD CITATIO
O- Home O- What Can I Access? O- Log-out	A protoco	ol for deadlock-fr	ee dyns	amic	reconfigura
Tables of Contents	in high-s	peed local area n rmudez, A. Duato, J. Quiles	etwork	S	_
O- Journals & Magazines	Dept. de Inf.,	Univ. de Castilla-La Manch pears in: Parallel and Dis	ia, Albacete	2;	_
O- Conference Proceedings	on page(s): 1		tributed 5	ysterns	y ILLE Hunder
O- Standards	Volume: 12, ISSN: 1045-9	Feb 2001			
Search	References Cit	ted: 23			
O- By Author O- Basic	CODEN: ITDSI INSPEC Acces	<u>sion Number: 6923065</u>			
O- Advanced	Abstract:				
Member Services	by point-to-po	cal area networks (LANs) on the contract of th	to those sv	witches '	through a network
O- Join IEEE O- Establish IEEE Web Account	turned on/off, cases, a distri	High-speed LANs may choose hot expansion, link remandation protection and the second description of the second description and th	ping, and o ocol analyz	compones the t	ent failures. In the opology, compute
O- Access the IEEE Member Digital Library	Unfortunately, process to avo	ables, and downloads them, in most cases, user traffic oid deadlock. These strated though network reconfiqui	is stopped lies are call	d during led stati	the reconfiguration c reconfiguration
Print Format	reconfiguratio degrading sys applications h	n such as this may take hu tem availability significant ave strict communication r ave similar, although less	undreds of I ly. Several equiremen	milliseco distribu ts; Disti	onds to execute, the teach of t

Index Terms:

stopping user traffic

local area networks packet switching protocols quality of service

requirements. Both stopping packet transmission and discarding packets due the reconfiguration process prevent the system from satisfying the above requirements. Therefore, in order to support hard real-time and distributed multimedia applications over a high-speed LAN, we need to avoid stopping us traffic and discarding packets when the topology changes. In this paper, we propose a new deadlock-free distributed reconfiguration protocol that is able asynchronously update routing tables without stopping user traffic. This protocolid for any topology, including regular as well as irregular topologies. It is a valid for packet switching as well as for cut-through switching techniques and not rely on the existence of virtual channels to work. Simulation results show the behavior of our protocol is significantly better than for other protocols based on the protocols of the protocols



Documents that cite this document

Select link to view other documents in the database that cite this one.

SEARCH RESULTS [PDF Full-Text (324 KB)] PREVIOUS NEXT DOWNLOAD CITATION

Home | Log-out | Journals | Conference Proceedings | Standards | Search by Author | Basic Search | Advanc Join IEEE | Web Account | New this week | OPAC Linking Information | Your Feedback | Technical Support | Er No Robots Please | Release Notes | IEEE Online Publications | Help | FAQ| Terms | Back to Top

Copyright © 2002 IEEE — All rights reserved

Generate Collection Print

L5: Entry 1 of 11

File: USPT

Jul 9, 2002

DOCUMENT-IDENTIFIER: US 6418503 B1 TITLE: Buffer re-ordering system

Abstract Text (1):

A method and implementing system is provided in which multiple nodes of a PCI bridge/router circuit are connected to corresponding plurality of PCI busses to enable an extended number of PCI adapters to be connected within a computer system. Multiple enhanced arbiters are implemented to enable non-blocking and deadlock-free operation while still complying with PCI system requirements. An exemplary PCI-to-PCI router (PPR) circuit includes the arbiters as well as PPR buffers for temporarily storing transaction-related information passing through the router circuit between adapters on the PCI busses and/or between PCI adapters and the CPUs and system memory or other system devices. A buffer re-naming methodology is implemented to eliminate internal request/completion transaction information transfers between bridge buffers thereby increasing system performance. Transaction ordering rules are also implemented along with the arbiters to enable optimal information transfer management through the buffers, and routing tables are used to enable the addressing of all of the adapters on the plurality of PCI busses, and the efficient parallel peer-to-peer and IOP transfer of information between the adapter devices and also between the system and adapter devices on the PCI busses.

<u>Current US Cross Reference Classification</u> (1): 710/52

Generate Collection

L5: Entry 1 of 11

File: USPT

Print

Jul 9, 2002

US-PAT-NO: 6418503

DOCUMENT-IDENTIFIER: US 6418503 B1

TITLE: Buffer re-ordering system

DATE-ISSUED: July 9, 2002

INVENTOR-INFORMATION:

NAME CITY STATE ZIP CODE COUNTRY

Moertl; Daniel Frank Rochester MN
Neal; Danny Marvin Round Rock TX
Thurber; Steven Mark Austin TX
Yanes; Adalberto Guillermo Rochester MN

ASSIGNEE-INFORMATION:

NAME CITY STATE ZIP CODE COUNTRY TYPE CODE

International Business Machines
Corporation

Armonk NY

02

APPL-NO: 09/ 377633 [PALM]
DATE FILED: August 19, 1999

PARENT-CASE:

RELATED APPLICATIONS Subject matter disclosed and not claimed herein is disclosed and claimed in co-pending application entitled "Multiple Bus Arbiter System", Ser. No. 09/377,638, "Multi-Node PCI-to-PCI Bridge", Ser. No. 09/377,635, and "Transaction Routing System", Ser. No. 09/377,634, which are filed on even date herewith and assigned to the assignee of the present application.

INT-CL: [07] G06 F 13/10

US-CL-ISSUED: 710/310; 710/52, 710/53, 710/55, 710/57 US-CL-CURRENT: 710/310; 710/52, 710/53, 710/55, 710/57

FIELD-OF-SEARCH: 710/52, 710/53, 710/55, 710/57, 710/310

PRIOR-ART-DISCLOSED:

U.S. PATENT DOCUMENTS

Search Selected	Search ALL	

PAT-NO	ISSUE-DATE	PATENTEE-NAME	US-CL
5872941	February 1999	Goodrum et al.	370/401
6219737	April 2001	Chen et al.	710/107
6260095	July 2001	Goodrum	710/22

ART-UNIT: 2187

PRIMARY-EXAMINER: Nguyen; Hiep T.

ABSTRACT:

A method and implementing system is provided in which multiple nodes of a PCI bridge/router circuit are connected to corresponding plurality of PCI busses to enable an extended number of PCI adapters to be connected within a computer system. Multiple enhanced arbiters are implemented to enable non-blocking and deadlock-free operation while still complying with PCI system requirements. An exemplary PCI-to-PCI router (PPR) circuit includes the arbiters as well as PPR buffers for temporarily storing transaction-related information passing through the router circuit between adapters on the PCI busses and/or between PCI adapters and the CPUs and system memory or other system devices. A buffer re-naming methodology is implemented to eliminate internal request/completion transaction information transfers between bridge buffers thereby increasing system performance. Transaction ordering rules are also implemented along with the arbiters to enable optimal information transfer management through the buffers, and routing tables are used to enable the addressing of all of the adapters on the plurality of PCI busses, and the efficient parallel peer-to-peer and IOP transfer of information between the adapter devices and also between the system and adapter devices on the PCI busses.

26 Claims, 14 Drawing figures

Generate Collection Print

L5: Entry 2 of 11

File: USPT

Sep 18, 2001

DOCUMENT-IDENTIFIER: US 6292860 B1

TITLE: Method for preventing deadlock by suspending operation of processors,

bridges, and devices

Abstract Text (1):

A deadlock-avoidance system for a computer. In a multi-bus, multi-processor computer, one processor may request a lock on a bus, to execute a locked cycle, thereby blocking all other processors, and other agents, from access to the bus. In addition, a conflicting agent may, in effect, lock a resource which is needed by the processor to complete the cycle for which the lock was requested. These two locks can create a deadlock situation which stalls the computer: the processor and the conflicting agent have each locked a resource needed by the other. Under the invention, when a locked cycle is requested by a processor, all other operations are suspended in the computer. Then queues standing in memory controllers are emptied. If a process requested by an agent occupies a resource, such as a bridge, required by the requested locked cycle, that resource is freed. Then the locked cycle is executed.

 $\frac{\text{Current US Cross Reference Classification}}{711/151} \hspace{1.5cm} (5):$

Generate Collection

Print

L5: Entry 2 of 11

File: USPT

Sep 18, 2001

US-PAT-NO: 6292860

DOCUMENT-IDENTIFIER: US 6292860 B1

TITLE: Method for preventing deadlock by suspending operation of processors,

bridges, and devices

DATE-ISSUED: September 18, 2001

INVENTOR-INFORMATION:

NAME CITY STATE ZIP CODE COUNTRY Cochcroft, Jr.; Arthur F. West Columbia SC McDonald; Edward A. Baton Rouge LA Reams; Byron L. SC Lexington Scrivener; Harry W. Columbia SC Batchler; Bobby W. Columbia SC

ASSIGNEE-INFORMATION:

NAME CITY STATE ZIP CODE COUNTRY TYPE CODE

NCR Corporation Dayton OH 02

APPL-NO: 08/ 991697 [PALM]
DATE FILED: December 16, 1997

INT-CL: [07] $\underline{G06}$ \underline{F} $\underline{13}/\underline{00}$

US-CL-ISSUED: 710/108; 710/101, 710/129, 710/113, 710/126, 710/200, 709/210, 711/151

US-CL-CURRENT: 710/108; 709/210, 710/113, 710/200, 710/300, 711/151

FIELD-OF-SEARCH: 710/101, 710/108, 710/200, 710/129, 710/113, 710/126, 709/210,

711/151

PRIOR-ART-DISCLOSED:

U.S. PATENT DOCUMENTS

Search Selected

Search ALL



PAT-NO	ISSUE-DATE	PATENTEE-NAME	US-CL
4965719	October 1990	Shoens et al.	364/200
4984153	January 1991	Kregness et al.	364/200
5339427	August 1994	Elko et al.	395/725
5408629	April 1995	Tsuchiva et al.	395/425
5535365	July 1996	Barriuso et al.	395/482
5625779	April 1997	Solomon et al.	710/113
5717876	February 1998	Robertson	710/129
5734846	March 1998	Robertson	710/113
5778235	July 1998	Robertson	710/240
5787486	July 1998	Chin et al.	711/163
6047316	April 2000	Barton et al.	709/216

ART-UNIT: 211

PRIMARY-EXAMINER: Dharia; Rupal

ABSTRACT:

A <u>deadlock</u>-avoidance system for a computer. In a multi-<u>bus</u>, multi-processor computer, one processor may request a lock on a <u>bus</u>, to execute a locked cycle, thereby blocking all other processors, and other agents, from access to the <u>bus</u>. In addition, a conflicting agent may, in effect, lock a resource which is needed by the processor to complete the cycle for which the lock was requested. These two locks can create a <u>deadlock</u> situation which stalls the computer: the processor and the conflicting agent have each locked a resource needed by the other. Under the invention, when a locked cycle is requested by a processor, all other operations are suspended in the computer. Then queues standing in memory controllers are emptied. If a process requested by an agent occupies a resource, such as a <u>bridge</u>, required by the requested locked cycle, that resource is freed. Then the locked cycle is executed.

13 Claims, 4 Drawing figures

Generate Collection Print

L5: Entry 3 of 11

File: USPT

May 1, 2001

DOCUMENT-IDENTIFIER: US 6226704 B1

TITLE: Method and apparatus for performing bus transactions orderly and concurrently in a bus bridge

Abstract Text (1):

The present invention provides a method and apparatus for performing bus transactions orderly and concurrently in a bus bridge. To meet the ordering rules, the invention adopts a HOLD/HLDA handshaking mechanism to control the flow of transactions in the bus bridge. When both HOLD and HLDA signals are asserted, the bus bridge holds the transaction processed in one direction and then the bus bridge is ready to process the transaction from another direction. That is, the bus bridge first controls the transaction flowing in one direction whenever there is request coming from another direction, wherein the HOLD signal is asserted simultaneously. Upon receipt of the HLDA signal indicating that the transaction flow has been completely held in one direction, the bus bridge allows the transaction to flow from another direction by granting the request agent bus ownership. The present invention also provides a method to avoid deadlock. The bus bridge retries transactions stalling the bus in two cases. First, the bus bridge retries non-postable transactions until the posted transactions in the posting buffers on the same side are completed at the destination. Second, the bus bridge retries postable transactions until the posting buffers on the same side have sufficient spaces to accept transactions.

<u>Current US Cross Reference Classification</u> (2): 709/100

 $\frac{\text{Current US Cross Reference Classification}}{710/107} \ \ (3):$

Generate Collection Print

L5: Entry 3 of 11

File: USPT

May 1, 2001

US-PAT-NO: 6226704

DOCUMENT-IDENTIFIER: US 6226704 B1

TITLE: Method and apparatus for performing bus transactions orderly and concurrently

in a bus bridge

DATE-ISSUED: May 1, 2001

INVENTOR - INFORMATION:

NAME CITY STATE ZIP CODE COUNTRY Wang; Wan-Kuang Hsinchu TW Lin; Wen-Hsiang Hsinchu TW Chen; Michael T. H. Hsinchu TW

ASSIGNEE-INFORMATION:

CITY STATE ZIP CODE COUNTRY TYPE CODE

Silicon Integrated Systems Corporation Hsinchu TW03

APPL-NO: 09/ 201993 DATE FILED: December 1, 1998

INT-CL: [07] G06 F 13/42, G06 F 13/40, G06 F 13/00

US-CL-ISSUED: 710/129; 710/128, 710/107, 709/100, 370/402

US-CL-CURRENT: 710/310; 370/402, 709/100, 710/107

FIELD-OF-SEARCH: 710/129, 710/107, 710/240, 710/2, 710/101, 710/112, 710/126, 710/128, 710/36, 710/52, 710/56.36, 710/113, 710/242, 710/105, 709/100, 711/100,

340/825.06, 370/402, 370/413, 370/462

PRIOR-ART-DISCLOSED:

U.S. PATENT DOCUMENTS

Search Selected Search ALL

PAT-NO	ISSUE-DATE	PATENTEE-NAME	US-CL
5761454	June 1998	Adusumilli et al.	
5768547	June 1998	Ezzet	
5793996	August 1998	Childers et al.	
5802055	September 1998	Krien et al.	
5878237	March 1999	Olarig	



PRIMARY-EXAMINER: Ray; Gopal C.

ABSTRACT:

The present invention provides a method and apparatus for performing bus transactions orderly and concurrently in a bus bridge. To meet the ordering rules, the invention adopts a HOLD/HLDA handshaking mechanism to control the flow of transactions in the bus bridge. When both HOLD and HLDA signals are asserted, the bus bridge holds the transaction processed in one direction and then the bus bridge is ready to process the transaction from another direction. That is, the bus bridge first controls the transaction flowing in one direction whenever there is request coming from another direction, wherein the HOLD signal is asserted simultaneously. Upon receipt of the HLDA signal indicating that the transaction flow has been completely held in one direction, the bus bridge allows the transaction to flow from another direction by granting the request agent bus ownership. The present invention also provides a method to avoid deadlock. The bus bridge retries transactions stalling the bus in two cases. First, the bus bridge retries non-postable transactions until the posted transactions in the posting buffers on the same side are completed at the destination. Second, the bus bridge retries postable transactions until the posting buffers on the same side have sufficient spaces to accept transactions.

29 Claims, 6 Drawing figures

ZIP CODE

Generate Collection Print

L5: Entry 4 of 11

File: USPT

Sep 14, 1999

US-PAT-NO: 5951667

DOCUMENT-IDENTIFIER: US 5951667 A

TITLE: Method and apparatus for connecting expansion buses to a peripheral component

interconnect bus

DATE-ISSUED: September 14, 1999

INVENTOR-INFORMATION:

NAME

CITY

STATE

COUNTRY

Abramson; Darren

Folsom

CA

ASSIGNEE-INFORMATION:

NAME

CITY

STATE ZIP CODE COUNTRY TYPE CODE

Intel Corporation

Santa Clara

CA

02

APPL-NO: 08/ 778192 [PALM] DATE FILED: January 2, 1997

INT-CL: [06] G06 F 13/00

US-CL-ISSUED: 710/129; 710/107 US-CL-CURRENT: 710/309; 710/107

FIELD-OF-SEARCH: 395/308, 395/309, 395/287, 395/299-305

PRIOR-ART-DISCLOSED:

U.S. PATENT DOCUMENTS

Search Selected Search ALL

PAT-NO ISSUE-DATE PATENTEE-NAME

US-CL

5555383 September 1996

Elazar et al.

395/306

5675794

October 1997

Meredith

395/651

5748911

May 1998

Maguire et al.

395/281

ART-UNIT: 272

PRIMARY-EXAMINER: Sheikh; Ayaz R.

ASSISTANT-EXAMINER: Wiley; David A.

ABSTRACT:



Modern personal computers often have several internal <u>buses</u>. An integrated <u>expansion bus bridge</u> is disclosed that couples to a fast main computer <u>bus</u> and couples several different <u>expansion buses</u> to the fast main computer <u>bus</u>. In one personal computer embodiment, the fast main computer <u>bus</u> is the Peripheral Component Interconnect (PCI) <u>Bus</u>. The <u>expansion bus bridge</u> obains control of the PCI <u>bus</u> and then arbitrates the <u>bus</u> control among several entities requesting access to the PCI <u>bus</u>. In one personal computer embodiments, the entities requesting access to the PCI <u>bus</u> include a Universal Serial <u>Bus</u> (USB) controller, an Industry Standard Architecture (ISA) <u>bus</u> controller, and an Integrated Drive Electronics controller. To prevent <u>deadlock</u> situations, the integrated <u>expansion bus</u> controller passively releases the PCI <u>Bus</u> when an ISA Direct Memory Access (DMA) operation is in progress. A passive release of the PCI <u>bridge</u> prevents CPU postings to or behind the <u>expansion bus</u> <u>bridge</u> from occurring. If no ISA DMA operation is in progress, then the <u>expansion bus bridge</u> may actively release the PCI <u>bus</u>.

15 Claims, 8 Drawing figures

Generate Collection Print

L5: Entry 7 of 11

File: USPT

Mar 30, 1999

US-PAT-NO: 5889972

DOCUMENT-IDENTIFIER: US 5889972 A

TITLE: Bus to bus bridge deadlock prevention system

DATE-ISSUED: March 30, 1999

INVENTOR-INFORMATION:

NAME CITY STATE ZIP CODE COUNTRY

Allingham; Donald N. Fort Collins CO

ASSIGNEE-INFORMATION:

NAME CITY STATE ZIP CODE COUNTRY TYPE CODE

Adaptec, Inc. Milpitas CA 02

APPL-NO: 08/ 823958 [PALM]
DATE FILED: March 25, 1997

INT-CL: [06] $\underline{G06}$ \underline{F} $\underline{13/40}$, $\underline{G06}$ \underline{F} $\underline{13/14}$

US-CL-ISSUED: 395/308; 375/287 US-CL-CURRENT: 710/311; 710/107

FIELD-OF-SEARCH: 395/280, 395/281, 395/284, 395/287, 395/306, 395/308, 395/309,

395/310

PRIOR-ART-DISCLOSED:

U.S. PATENT DOCUMENTS

Search Selected	Search ALL

PAT-NO	ISSUE-DATE	PATENTEE-NAME	US-CL
5542056	July 1996	Jaffa et al.	395/306
5625779	April 1997	Soloman et al.	395/293
5632021	May 1997	Jennings et al.	395/309

OTHER PUBLICATIONS

Digital Semiconductor 21052 PCI-to-PCI Bridge Data Sheet, Digital Equipment Corporation, pp. iii-A-2, Jan. 1996. PCI Local Bus Specification Rev. 2.1; Jun. 1, 1995, pp. 32, 41, 43, 44, 115, and 116.

ART-UNIT: 271

PRIMARY-EXAMINER: Scheikh; Ayaz R.



ASSISTANT-EXAMINER: Pancholi; Jigar

ABSTRACT:

A <u>bus to bus bridge deadlock</u> prevention system detects and resolves a <u>deadlock</u> condition in a <u>bus to bus bridge</u>. In a PCI protocol application of the present invention, the system detects a retry of a request by a master device. The request is masked for a delay period before the request is allowed to attempt to pass through a PCI to PCI <u>bridge</u>. If the request results in a further retry, the delay period length is changed and the request is masked for the different delay period. Successive retry requests are masked for different delay periods until the <u>deadlock</u> condition is resolved. The system adapts to the <u>deadlock</u> condition by repeatedly changing the delay period until the <u>deadlock</u> condition is resolved and the bridged <u>busses</u> resume normal operation.

10 Claims, 5 Drawing figures

Generate Collection Print

L5: Entry 7 of 11

File: USPT

Mar 30, 1999

US-PAT-NO: 5889972

DOCUMENT-IDENTIFIER: US 5889972 A

TITLE: Bus to bus bridge deadlock prevention system

DATE-ISSUED: March 30, 1999

INVENTOR-INFORMATION:

NAME CITY STATE ZIP CODE COUNTRY

Allingham; Donald N. Fort Collins CO

ASSIGNEE-INFORMATION:

NAME CITY STATE ZIP CODE COUNTRY TYPE CODE

Adaptec, Inc. Milpitas CA 02

APPL-NO: 08/ 823958 [PALM]
DATE FILED: March 25, 1997

INT-CL: [06] $\underline{G06}$ \underline{F} $\underline{13/40}$, $\underline{G06}$ \underline{F} 13/14

US-CL-ISSUED: 395/308; 375/287 US-CL-CURRENT: 710/311; 710/107

FIELD-OF-SEARCH: 395/280, 395/281, 395/284, 395/287, 395/306, 395/308, 395/309,

395/310

PRIOR-ART-DISCLOSED:

U.S. PATENT DOCUMENTS

Search Selected Search ALL

PAT-NO	ISSUE-DATE	PATENTEE-NAME	US-CL
5542056	July 1996	Jaffa et al.	395/306
5625779	April 1997	Soloman et al.	395/293
5632021	May 1997	Jennings et al.	395/309

OTHER PUBLICATIONS

Digital Semiconductor 21052 PCI-to-PCI Bridge Data Sheet, Digital Equipment Corporation, pp. iii-A-2, Jan. 1996. PCI Local Bus Specification Rev. 2.1; Jun. 1, 1995, pp. 32, 41, 43, 44, 115, and 116.

ART-UNIT: 271

PRIMARY-EXAMINER: Scheikh; Ayaz R.




ASSISTANT-EXAMINER: Pancholi; Jigar

ABSTRACT:

A <u>bus to bus bridge deadlock</u> prevention system detects and resolves a <u>deadlock</u> condition in a <u>bus to bus bridge</u>. In a PCI protocol application of the present invention, the system detects a retry of a request by a master device. The request is masked for a delay period before the request is allowed to attempt to pass through a PCI to PCI <u>bridge</u>. If the request results in a further retry, the delay period length is changed and the request is masked for the different delay period. Successive retry requests are masked for different delay periods until the <u>deadlock</u> condition is resolved. The system adapts to the <u>deadlock</u> condition by repeatedly changing the delay period until the <u>deadlock</u> condition is resolved and the bridged busses resume normal operation.

10 Claims, 5 Drawing figures



BEST AVAILABLE COPY